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For many decades silicon based CMOS technology has made continual increase 
in drive current to achieve higher speed and lower power by scaling the gate length and 
the gate insulator thickness. The scaling becomes increasingly challenging because the 
devices are approaching physical quantum limits. Three-dimensional electronic devices, 
such as double gate, tri-gate and nanowire field-effect-transistors (FETs) provide an 
alternative solution because the ultra-thin fin or nanowire provides better electrostatic 
control of the device channel. Also high-κ oxides lower the gate leakage current 
significantly, due to larger thickness for the same equivalent oxide thickness (EOT) 
compared with SiO2 beyond the 22 nm node. Moreover, metal gate that avoids the poly-
depletion effect in poly-Si gate has become mainstream semiconductor technology. 
The enabler technologies for high-κ / metal gate 3D transistors include fabrication 
of high quality, vertical nanowire arrays, conformal metal and dielectric deposition and 
vertical patterning. One of the main focuses of this dissertation is developing a 
fabrication process flow to realize high performance MOSFETs with high-κ oxide and 
metal gate on vertical silicon nanowire arrays. A variety of approaches to fabricating 
highly ordered silicon nanowire arrays have been achieved. Deep silicon etching process 
viii 
 
was developed and optimized for nanowire FETs. Process integration and patterning 
mythologies for high-κ / metal gate were investigated and accomplished. 3-D electronic 
devices including nanowire capacitors, nanowire FETs and double gate MOSFETs for 
power applications were fabricated and characterized. 
The second part of this dissertation is about flexible electronics. Mechanically 
flexible integrated circuits (ICs) have gained increasing attention in recent years with 
emerging markets in portable electronics. Although a number of thin-film-transistor 
(TFT) IC solutions have been reported, challenges still remain for fabrication of 
inexpensive, high performance flexible devices. We report a simple and straightforward 
solution: mechanically exfoliating a thin Si film containing ICs. Transistors and circuits 
can be pre-fabricated on bulk silicon wafer with conventional CMOS process flow 
without additional temperature or process limitations. The short channel MOSFETs 
exhibit similar electrical performance before and after exfoliation. This exfoliation 
process also provides a fast and economical approach to produce thinned silicon wafers, 
which is a key enabler for three-dimensional (3D) silicon integration based on Through 
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Chapter 1 Introduction 
1.1 OVERVIEW OF 3D NANOWIRE CAPACITOR AND NANOWIRE MOSFETS 
Semiconductor nanowires have gained increasing interest in the last decade since 
this geometry provides a wide range of 3-dimensional electronic devices [1]. Because of 
its high aspect ratio, nanowire array or forest can dramatically enhance the effective 
surface area and is capable of achieving high density storage capacity in a limited silicon 
real estate, benefiting potential applications such as analog and mixed signal ICs. Analog 
and mixed signal ICs require on-chip passives with storage capacity in excess of 1 
µF/cm
2




 at a voltage of ~2V. This can be 
difficult to achieve with planar capacitors. With more aggressive effective oxide 
thickness (EOT) and a concomitant relaxation of leakage current requirement, these 3D 
capacitors may be useful for DRAMs also [2]. DRAM capacity or bit density has been 
increasing by a factor of 4 every three years, whereas, memory cell size has been reduced 
by almost 1/3 each generation for the sake of cost [3, 4]. Along with scaling down, the 
reduced voltage pushes the capacity requirements to ensure a constant cell signal [5]. One 
approach to coping with the dilemma of size vs. capacitance is to reduce insulator 
thickness and implement high-κ technology [6]. Another approach to obtaining high 
capacitance is to construct 3-dimensional structures such as stacked capacitors, trenches 
[7], pillars [8, 9], etc. For example, carbon nanotubes fabricated by bottom-up growth 
have been utilized to enhance the capacitance[10]. Compared to trench capacitors, the 
topography of nanowires is more compatible with FinFETs and vertical gate-all-around 
transistors, which are promising technology solutions for 22nm and beyond[11].  
The ongoing scaling-down of electronic devices has become more challenging 
since dimensions are approaching the physical limits of semiconductors [12]. Short 
 2 
channel effects, e.g. sub-threshold swing (SS) degradation and drain-induced barrier 
lowering (DIBL) are caused by the encroachment of electric field line from the drain into 
the channel region, thereby competing for the available depletion charge. DIBL 
effectively reduces the barrier between source and drain [13] and consequently reduces 
the threshold voltage (    ). Fully depleted multiple-gate field-effect-transistors 
(MuGFETs) that have excellent control of short-channel effects and are compatible with 
standard CMOS fabrication process have been proposed and under intense research as 
promising candidates for the next generation of CMOS technology [14-16].  
To gain insight into threshold voltage roll-off and sub-threshold characteristics in 
fully depleted devices, Yan et. al. solved Poisson’s equation to examine the potential 
distribution in the channel region: 
 
   
   
 
   
   
 
   
   
 
where          and        .      is the effective channel length, and 
    is silicon film thickness. 
A natural length scale λ is introduced to describe the potential distribution: 
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 ( ) differs from   ( ) only by a position-independent term. The derivation 
result indicates that short channel effects can be minimized when effective channel length 
is much larger than the natural length scale λ [17].  
Colinge et. al. deduced the natural length scales for single gate, double gate and 
surrounding gate devices by applying corresponding boundary conditions. The derivation 
results are presented in Table 1.1. It can be inferred that the scaling requirement is more 
relaxed for double gate MOSFETs, and further relaxation is obtained by using the gate-
all-around structure [15, 18-20]. In this structure, the wrapped gate has better electrostatic 
control as compared to other gate designs. Fabricated on a cylindrical pillar of silicon, 
this device has the benefits of both reducing the short channel effects and improving the 
sub-threshold slope (SS), as well as potentially higher packing densities. Simulation 
shows that the DIBL and SS can be maintained if scaling laws are followed [21, 22].    
   
  
 4 
Gate geometries Natural length 
Single-gate   √
   
   
       
Double-gate   √
   
    
       
Surrounding-gate 
  √
   
    
       (square-section) 
  √
       
   (  
    
   
)       
 
     
 (circular cross-section) 
Table 1. 1 Natural length in devices with different geometries[15, 17, 23] 
 
 
Figure 1. 1 Evaluation of device geometries as CMOS scale down [24]. 
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1.2 NANOWIRE ARRAY FABRICATION AND PATTERNING TECHNIQUES 
The approaches to fabricating semiconductor nanowires fall into two categories: 
bottom-up growth and top-down etching. An intensively studied bottom-up growth 
technique for silicon nanowire is Vapor-Liquid-Solid (VLS) growth mechanism [25].  
According to this mechanism, a metal catalyst forms liquid alloy droplets at high 
temperature since substrate atoms dissolve into catalyst and melting point is reduced. 
Anisotropic crystal growth takes place at the liquid/solid interface. The growth is done in 
a chemical vapor deposition (CVD) chamber at temperatures ranging from 600 to 1000 
o
C. The precursors, SiCl4 and H2, flow into the chamber and react as: 
SiCl4+2H2 = Si + 4HCl 
The droplets are preferred sinks for the arriving silicon atoms, and continuing 
incorporation leads to a super-saturation. Consequently, the silicon atoms in the alloy 
droplets begin to precipitate onto the liquid/solid interface, and finally on the substrate. 
As a result, anisotropic silicon growth takes place at the interface, elevating the droplets 
to the top of the crystalline silicon nanowire. The preferred growth direction is <111>, 
and sometimes also <110> [26, 27]. Selective positioning of the nanowires requires 
isolating the catalyst in SiO2 wells, in order to prevent the catalyst from migrating during 
annealing. [28] 
Using selective etching to fabricate silicon nanowires is more straightforward and 
compatible with modern semiconductor technology. Lithography patterns the hard mask 
(e.g. silicon nitride) as dot shapes at the location of each nanowire. Subsequent 
anisotropic etching removes the most of the silicon, except in regions that are protected 
by dots, and leaves the high aspect ratio nanowires beneath the dots. Optional sacrificial 
silicon oxidation and HF etching can further thin down the nanowires and improve the 
surface of sidewalls. However, it is difficult to pattern nanowires with small diameter by 
 6 
optical lithography, while electron beam writing has low throughput and is not a 
manufacturable option. We use a simple and manufacturable technique, Step and Flash 
Imprint Lithography (S-FIL) [29] to produce the core of our semiconductor nanowires.  
 
1.3 OVERVIEW OF POWER MOSFET 
Various types of mobile telecommunication devices, for example cellphone, 
personal digital assistant and tablet computer, as well as electric automobile, power 
electronic devices are gaining in importance. Power MOSFET devices are quite 
interesting in terms of the fast switching speed and the capability of handling high 
voltage in such devices [30]. There are two major categories of power MOSFET: laterally 
diffused MOSFET (LDMOS) and vertically diffused MOSFET (VDMOS or VMOS). 
The LDMOS (shown in Figure 1.2) is analogous to conventional MOSFET in terms of 
horizontal current-flow configuration, except that an extended, lightly doped drain region 
is utilized. The long, lightly doped drain extension acts as a drift-region to support a large 
voltage drop, enabling power applications. [30-34] 
 
 
Figure 1. 2 The cross-sectional view of a LDMOS [35] 
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On the contrary, VDMOS, cross-sectional structure shown in figure 1.2, has a 
vertical current-flow pattern. Traditionally VDMOS utilizes two successive diffusion 
steps to define two closely spaced p-n junctions at different depths below the silicon 
surface. The channel length does not depend on the lithography step; rather it depends on 
the diffusion processes. Since the long drift-region is integrated vertically, VDMOS saves 
valuable silicon real estate [31, 33]. 
 
Figure 1. 3 The cross-sectional view of a VDMOS [36] 
We developed, fabricated and characterized a vertically defused finFET for 
potential power applications. The design of the finFET structure is illustrated in figure 
1.3. A narrow fin with a width of 50 nm and length of 15µm was etched on substrate 
surface. One end of the fin was connected to a 50x50 µm
2
 mesa for source contact. Gate 
dielectric and metal were deposited and fully cover the fin region. The desired doping 
profile along the fin was achieved by ion implantations and diffusions before the fin was 
etched. To further reduce source contact resistance, i.e. from the top of the fin to the 











Figure 1. 4 Schematic of vertical diffused finFET. 
 
1.4 OVERVIEW OF 3D FLEXIBLE ELECTRONICS  
Mechanically flexible integrated circuits (ICs) have gained increasing attention in 
recent years, with emerging markets in portable electronics, e.g. sensors, electronic 
textiles, and bio-medical technology [37-39]. Although a number of amorphous and 
single crystalline thin-film-transistor (TFT) solutions have been reported [40, 41], 
challenges still remain for fabrication of inexpensive, high performance flexible devices. 
In comparison with state-of-the-art Complementary Metal Oxide Semiconductor Field 
Effect Transistor (CMOS) technology, hydrogen-passivated amorphous silicon (a-Si:H) 
TFT has much lower carrier mobilities[42], whereas the implementation of 
nanowire/nano-ribbon transistors requires a complex process flow. We propose a simple 
and straightforward solution: mechanically exfoliating a thin silicon film containing ICs 
that have been pre-fabricated on a bulk silicon wafer using conventional CMOS 
technology. Transistors and circuits can be pre-fabricated on silicon wafer with standard 
 9 
CMOS process without additional temperature or process limitations. For example, some 
TFT processes require low temperature condition to prevent thermal degradation of 
plastic substrates. We realize high performance single crystalline TFTs by mechanical 
exfoliation. The short channel MOSFETs exhibit similar electrical performance before 
and after exfoliation. This exfoliation process also provides a fast and economical 
approach to producing thinned silicon wafers, which is a key enabler for three-
dimensional (3D) silicon integration based on Through Silicon Vias (TSVs).    
  
 10 
Chapter 2 Silicon nanowire array and nanowire devices 
2.1 VAPOR-LIQUID-SOLID SILICON NANOWIRE GROWTH AND PATTERNING 
The VLS growth mechanism has been introduced in Chapter one. Silicon wafer 
with <111> orientation was cleaned by piranha and HF to remove organic contamination 
and native oxide. 7Å Au was deposited by e-beam assisted-evaporation at a rate of 0.1 Å 
/sec. Right after a dilute HF dip, the wafer was transferred into Reduced Pressure 
Chemical Vapor Deposition (RPCVD) chamber for single crystalline silicon nanowire 
growth. The growth started with a 15 min. H2 (15 sccm) anneal at a temperature of 650
o
C 
and pressure of 0.5 Torr. During the annealing, pre-deposited Au film began to form 
Si/Au alloy droplets on the wafer surface. Then SiH4 was flown into the chamber (35 
sccm) and silicon nanowires started to grow. Chamber pressure was maintained at 80 
mTorr during the 30 min. growth. Cross-sectional SEM image after growth is shown in 
figure 2.1. <111> is the preferred growth direction, which is perpendicular to the plane. 
Some of the nanowires grew along the <110> direction. The typical nanowire has a 
length of 1-2 µm and diameter of 60-100 nm. These studies were done in collaboration 




Figure 2. 1 Cross-sectional SEM image of single crystalline silicon nanowire. 
 
Nanowires grow at the location where the catalyst droplets are formed, with a  
preferred orientation of <111> [25]. Diameter is determined by the size of the droplet 
[26] . Therefore it is possible to control the nanowire location if Au can be patterned. 
However, patterned Au dots have low fidelity with respect to their original shape under 
the high temperature annealing due to substantial agglomeration [28]. As a result, SiO2 
was used as a barrier or buffer to confine etch Au dots during the growth.  
Patterning Au dots in nano scale was developed with Step and Flash Imprint 
Lithography (SFIL), illustrated in figure 2.2 a) [43]. In this process, 100 nm SiO2 was 
grown on <111> silicon wafer by 7 min. wet oxidation at 1050
o
C. After spin coating 
adhesion layer on the wafer, SFIL was done by the IMPRIO 100 system (Molecular 
Imprints Inc): Imprint resist was ink-jet-ed onto the wafer and then a quartz template with 
patterned holes was pressed on. UV light exposure cured the resist and then the template 
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was released, leaving the resist as a form of nano-pillar array. After imprint, Silspin 
(Molecular Imprints Inc) was spun on the resist, followed by 3 steps of well-controlled 
etchings: Silspin etching (by CHF3+O2), monomat (O2) etching and SiO2 (by CHF3+O2) 
etching, transferring the pillar array into an array of holes in the SiO2. After a buffered 
HF dip, 20nm Au was evaporated onto the wafer surface. Piranha solution lifted off the 
monomat layer, leaving Au dots isolated by SiO2 barrier, as shown in figure 2.2 b). 
Finally silicon nanowire growth was carried out using RPCVD and the growth result is 
shown in figure 2.2 c). 
 
Figure 2. 2 a) SFIL/R nano-imprint process flow for patterned nanowire growth. b) 
Patterned Au dots with SiO2 barrier. c) Patterned nanowire growth.  
 
2.2 PATTERNED SILICON NANOWIRE ARRAY BY DEEP SILICON ETCHING 
An alternative approach to fabricating nanowire arrays is by patterning dot-shaped 
mask and then etching silicon. The process flow is shown in figure 2.3. A 100 nm layer 
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of silicon nitride (Si3N4) was deposited on the substrate by low pressure chemical vapor 
deposition (LPCVD), serving as a hard-mask for Si etching. Following imprint process 
utilized a quartz template with an array of holes, and it produced the resist pattern as 
pillar-array. Each pillar has a diameter of 130 nm and height of ~200 nm, with a residual 
underlying layer of around 100 nm. We patterned 1 cm
2
 dies for each imprint in a few 
seconds, unlike time consuming e-beam lithography. Up to 40 imprint patterns or dies 
were patterned on a 100 mm wafer. An O2 plasma anisotropic etching breaks through the 
imprint resist residual layer and then a mixture of CHF3 and O2 plasma was used to etch 
the Si3N4 film, transferring the nano-pillar pattern onto Si3N4 dot array on the silicon 
substrate, with a height of 100 nm and pitch of 280 nm. The dot-shaped Si3N4 mask was 
used to etch dense ordered Si nanowires by deep silicon etching (DSE). The diameter of 
the nanowire was determined by the dot size, while the height was controlled by silicon 
etching Bosch process cycles that alternately etch with SF6 gas and cause polymer build-
up with C4F8 gas. 
 
 
Figure 2. 3 Silicon nanowire capacitor fabrication process flow  
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2.3 SINGLE CRYSTAL NANOWIRE CAPACITOR 
The geometry of nanowire array can be utilized as 3-dimensional nano-capacitors, 
as introduced in chapter 1. In this work, four splits of different deep Si etch (DSE) 
varying from 4 to 15 cycles spanning from 8-sec to 30-sec results in nanowire heights of 
130 nm to 600 nm (Figure 2.4).  Residual polymer and Si3N4 mask were cleaned by dry 
etch and piranha. After cleaning, a high-κ gate dielectric Al2O3 was deposited on the Si 
nanowire surface by Atomic Layer Deposition (ALD). TaN was sputtered as the top 
metal, and contact pads were defined by photolithography. In Figure 2.5 cross-sectional 
SEM (a) and TEM micrographs (b and c) of the final structures are shown. 
 
 
Figure 2. 4 (a-d) Si-nanowire array after DSE with 4, 8, 12, and 15 etch cycles, 
respectively, resulting in nanowire arrays with an increasing height.  
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Figure 2. 5 a) 70
o
 tilted SEM image of Si-nanowires after ALD Al2O3 and sputtered 
TaN. b) and c) Cross-section TEM image of Si-nanowire head after ALD Al2O3 and 
sputtered TaN 
We calculated the Metal-Oxide-Semiconductor (MOS) capacitance of fabricated 
vertical nanowire capacitors based on the geometry of the 3-D structure. The layout of 
our Si-nanowire is an array of hexagons, with one nanowire in the center (Figure 2.6a). 
The edge of the unit is 162 nm since the pitch between each nanowire is 280 nm. Thus, 




. The capacitor of each unit (     ) consists of 3 
components [44]: planar capacitor on the substrate (      ), sidewall capacitor along the 
vertical nanowire (          ) and top capacitor on the head of each nanowire 
(           ). Since, the 3 capacitors are in parallel: 
                                   
where        is the planar capacitor of the hexagonal unit excluding the area of 
Si-nanowire: 
       (           )




with   the dielectric thickness. In this work, we used 2 different dielectric 
thicknesses: 8 nm and 24 nm. 
The cylindrical nanowire side wall capacitor           is[45]: 
          
       
   (   )
 
where   is the height of the cylinder,   the radius of the Si-nanowire and   the 
radius to the TaN gate. Therefore we have:  
      
The SEM tilted view in figure 2.6b shows that the top of the nanowire could be 
considered as a hemispherical capacitor,            , due to Si3N4 over etching process.  
            








Figure 2. 6 SEM images of Si-nanowire:  a) top view; b) 45
o
 tilted view 
 
The fabricated Si-nanowire MIS capacitors were measured by an Agilent B1500 
system. Along with nanowire devices with different heights, or etching cycles during 
DSE, conventional planar capacitors with identical dielectric thickness were fabricated as 
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control samples. All capacitance measurements are normalized to microfarad per surface 
area in (µF/cm
2
). As the substrate is lightly P-type doped, MOS capacitor accumulation 
condition is attained when sufficient negative bias voltage is applied.  
C-V measurements of 24 nm Al2O3 dielectric thickness are shown in Figure 2.7a. 
The MOS capacitance measured on 160 nm-nanowire-height capacitors shows 
accumulation capacitance of 0.55 µF/cm
2
. MOS capacitor with double nanowire height 
(320 nm) leads to higher capacitance at 0.88 µF/cm
2
. Larger capacitance can be achieved 
by increasing etching cycles i.e. nanowire heights. The 450 nm-nanowire-height 
capacitor exhibits a capacitance of 1.08 µF/cm
2
, which is four times the planar control 
sample capacitance of 0.25 µF/cm
2
.  
Similar devices with 8 nm Al2O3 as dielectric are also fabricated and the results 
are presented in Figure 2.7b. The 12-etching-cycle sample (450 nm Si-nanowire heights 
capacitors) achieves a capacity of 2.6 µF/cm
2
, which is more than three times the 
capacity of control planar capacitors. 
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Figure 2. 7 C-V measurements of conventional planar capacitor and Si-nanowire 
capacitors with nanowire etch cycles of 4, 8, and 12, delivering nanowire arrays with 
heights between 130nm to 450nm. The Al2O3 dielectric thickness is 24 nm for a) and 8 
nm for b). 
Accumulation capacitance measurements from all Si-nanowire capacitors and our 
theoretical calculations are summarized in Figure 2.8. As the height of silicon nanowire 
increases, accumulation capacitance rises linearly. Also thinner dielectric layer leads to a 
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higher capacitance, as expected. The simple model fits well for the 24 nm Al2O3 
thickness capacitors but overestimates the experimental capacitance for the 8 nm Al2O3 
thickness. In the case of capacitors fabricated with a thinner Al2O3 layer, the native oxide 
becomes a non-negligible contributor for EOT: 1nm native oxide corresponds to ~2 nm 
Al2O3 and therefore the device behavior is similar to 10 nm Al2O3 dielectric.  
 




































Figure 2. 8 C-V measurement results compared with calculated values 
 
The dielectric leakage current is also measured (Figure 2.9) for our nanowire 









 for 8nm at 5V bias). 
Capacitors fabricated with taller nanowires have larger leakage density due to the greater 
3-D aspect ratio, possibly leading to field enhancement and dielectric thinning near the 
edges. We observe more than one order of magnitude higher leakage density for 450nm 
Si-nanowire capacitors compared with planar capacitor, for 24 nm Al2O3 dielectric 
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thickness. Capacitors with reduced dielectric thickness have higher leakage density. The 
highest leakage current is obtained with the combination of thinner dielectric thickness 
and highest nanowire height (36 mA/cm
2
 at 5V bias). 
 
 



























































































Figure 2. 9 Dielectric leakage current for conventional planar capacitor and Si-nanowire 
capacitors with nanowire etch cycles of 4, 8, and 12. Al2O3 dielectric thickness is 24nm 
for a) and 8 nm for b). 
 
Time-dependent dielectric breakdown is also measured on Si-nanowire capacitor 
and compared with planar structure (Figure 2.10). The capacitor is fabricated with 450nm 
nanowire heights and a dielectric thickness of 24 nm Al2O3. Compared with planar 
structure, nanowire capacitors are slightly easier to break-down due to non-planar 3-D 
geometry which can enhance electric fields. 
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Figure 2. 10 Time-Dependent Dielectric Breakdown measurement on Si-nanowire 




Chapter 3 Gate-All-Around Nanowire FET 
3.1 INTEGRATION CHALLENGES FOR GAA-NANOWIRE FET 
In chapter 2 we described a successful technique to fabricate nanowire arrays, 
which enables the process integration of vertical silicon nanowire field-effect-transistors. 
However, successful fabrication of nanowire FET requires extra steps. In this section we 
discuss several major challenges in the development of nanowire FET process 
integration: 
1) Etching optimization for high quality nanowires. 
2) Plasma enhanced ALD titanium nitride (TiN) as gate metal. 
3) Gate isotropic etch and vertical patterning. 
3.1.1 Etching optimization for high quality nanowires 
There are several crucial elements to achieve vertical nanowire structure of high 
aspect ratio by the top-down etching approach: a nano-scale dot-shaped hard mask, high 
etching selectivity and very anisotropic etching technique. 
It has been demonstrated in chapter 2 that silicon nitride films patterned by nano-
imprint lithography can be utilized as a hard mask to etch silicon nanowires. 
Experimental results show that 100 nm silicon nitride film is able to sustain 1 µm-deep 
silicon etching, i.e. the selectivity is around 1:10. 
An alternative candidate for the hard mask is silicon/metal salicide[46]. In 
particular metal salicide is very hard to etch, so higher etch selectivity can be reached. 
Figure 3.1 shows a tilted SEM image of a very high aspect ratio nanowire achieved by 
the salicide dot mask and DSE. Also, for fabricating nanowire transistors, metal salicide 
is capable of reducing contact resistance to the nanowire body from top, and therefore 
potentially improves device performance. Electron beam lithography is compatible with 
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this salicide-mask-nanowire-etching process: Instead of exposing a large area on positive 
e-beam resist that consumes a lot of time, we exposed 100 nm-diameter area to form 
holes. Afterwards metal was evaporated and lifted off to achieve pillar shaped dots. 
Salicide was formed with 10 sec 600˚C rapid thermal anneal in N2 atmosphere. In Figure 
3.1, the etched nanowires have a diameter of 70 nm and the height is more than 1.4 µm. 
 
 
Figure 3. 1 High aspect ratio nanowires are achieved by deep silicon etch with metal 
salicide mask. The aspect ratio is more than 20 on nanowires. The defect in center post 
probably results from metal out-diffusion during salicide anneal. 
Although anisotropic silicon etching approaches by wet chemical etchants have 
been reported, e.g. KOH and TDMAH, it is more straightforward and controllable to etch 
silicon by reactive ions. HBr and Cl2 plasma is able to anisotropically etch silicon with a 
smooth sidewall, though a well-tuned recipe is necessary[47]. In the previous chapter, we 
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have demonstrated another etching process (Bosch etch) that alternatively deposits 
polymer and etches silicon to fabricate nanowires. In our etching process, PlasmaTherm 
Silicon Deep RIE was utilized and C4F8 plasma deposits polymer while SF6 etches 
silicon. Table 3.1 includes the detailed parameters for each process cycle that we 
employed in the fabrication of nanowires. 
 
 Deposition Cycle Etch Cycle 
Time 0.8 sec 2.0 sec 
Pressure 20 mTorr 20 mTorr 
Gas Flow (Ar/SF6/C4F8) 10/50/125 sccm 10/50/40 sccm 
ICP Power 1600 Watt 1500Watt 
RF Bias 10 Volt 450 Volt 
Table 3. 1 Process conditions of polymer deposition and silicon etching for each DSE 
cycle. Tool: PlasmaTherm Silicon deep RIE. 
The profile of nanowire sidewall can be optimized by adjusting the ratio of 
etching time to deposition time in every cycle. Excessive etch/deposition ratio will 
undercut the etched sidewall, leading to a nail-shaped nanowire and mechanical 
frangibility. To investigate the influence of etch/deposition ratio on the etched sidewall, a 
series of experiments with a range of etch/deposition ratio were carried out, and etch 
results were characterized by cross-sectional SEM images, as shown in Figure 3.2. A 
good vertically etched sidewall is achieved when etch/deposition ratio = 0.5. 
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Dep time 0.8sec 0.8sec 0.8sec 1.0sec
Etch time 2.0sec 1.5sec 1.0sec 2.0sec
Dep/Etch ratio 0.4 0.53 0.8s 0.5
Undercut angel -2.6o -2.3o +10o -0.3o
 
Figure 3. 2 Cross-sectional SEM images of deep silicon etching. Samples were etched 
with different etch/deposition ratio and sidewall undercut angels were evaluated. Result 





In Figure 3.2 it also can be observed that the scallops are formed on the etched 
sidewall, which is a signature of Bosch etching process. Each concave feature 
corresponds to one etch/deposition cycle. The scallops can be minimized by scaling down 
etching time in every cycle while keeping etch/deposition ratio as a constant. Cross-
sectional SEM images of etched samples with different etching time in one cycle are 
shown in Figure 3.3 and the optimized sidewall was obtained when the etching time was 
1.0 sec and the deposition time was 0.5 sec for each cycle. From the image, scallops were 
observed from the sidewall in the original recipe (left), whereas a much smoother 
sidewall was achieved in the optimized recipe (right). It was also noted that the etch rate 
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was reduced in term of the same etch time. In Figure 3.3, both samples were etched by 20 
sec in total. The original recipe achieved a etch depth of ~840nm, compared to ~660nm 
achieved by the optimized recipe. 
 
Parameter Baseline Optimized
Etch time/cycle 2.0 sec 1.0 sec
Dep time/cycle 1.0 sec 0.5 sec
Cycle # 10 cycles 20 cycles
Etch Depth* 839.5nm 660.2nm
 
Figure 3. 3 Etched sidewall morphology optimization. The original recipe has 2.0 sec 
deposition time and 1.0 sec etch time in each cycle. Scallops are observed on the etched 
sidewall. The optimized recipe reduces the deposition time to 1.0 sec and the etch time to 
0.5 sec, and scallops are minimized on the etched sidewall. Note that the etch/deposition 
ratio is kept as a constant (2) in the process optimization.  
In this section we developed a new approach to fabricating high aspect ratio 
nanowires by e-beam lithography, metal salicide and deep silicon etching. The etched 
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sidewall morphology highly depends on the etching conditions such as deposition/etch 
time, ICP power, RF bias etc,. By adjusting the etching time and deposition time in every 
cycle, we achieved nanowires with a smoother sidewall and undercutting defect was 
minimized. Figure 3.4 compares the nanowire sidewall morphologies before and after the 
recipe optimization. The optimized recipe greatly improves the undercutting defect and 
the sidewall smoothness. 
 
b) Optimized recipe 20 etch cyclesa) Original recipe 12 etch cycles
 
Figure 3. 4 Recipe optimization result for silicon nanowire etching. The left image a) 
shows the nanowires etched with the original recipe. Scallops are observed on the 
sidewall of nanowires as well as undercutting defect. Etching process undercuts the 
nanowire bottom as the cycle number increases. The right image b) shows the nanowires 




3.1.2 Plasma Enhanced ALD as gate metal. 
Gate deposition and patterning are exceedingly challenging in process integration 
of nanowire FETs. First, a very conformal deposition of the gate metal is necessary in 
order to wrap around the nanowire core and realize the gate-all-around structure. Second, 
the vertical gate pattern on the nanowire sidewall cannot be defined by traditional 
lithography approaches. The gate metal and dielectric on the upper portion of the 
nanowire need to be removed to expose the silicon nanowire core to the drain metal. 
Moreover, the gate metal should be well isolated from the drain metal on top to avoid 
leakage between the two metal layers. 
Plasma enhanced atomic layer deposition (PEALD) provides a very conformal 
deposition technique and is suitable for the nanowire FET process integration. ALD TiN 
technologies have been well studied and reported[48-50]. Several different deposition 
recipes were developed with Fiji plasma enhanced ALD system using TDMAT as the 
precursor. Figure 3.5 illustrates two typical PEALD processes in N2 atmosphere and in 
NH3.  
 29 
Set Ar plasma gas 
flow = 200 sccm
Set Ar carrier gas 
flow =  60sccm




Set Ar plasma gas 
flow = 400 sccm
Plasma on, Power
 = 300 Watt
Wait 20 sec
Plasma off
Set Ar plasma gas 
flow = 200 sccm
Set Ar plasma gas 
flow = 200 sccm
Set Ar carrier gas 
flow =  60sccm
Pulse TDMAT 
(0.6sec)
Set Ar plasma gas 
flow = 400 sccm




Set Ar plasma gas 
flow = 200 sccm
Set NH3 gas flow
 = 50 sccm
Set NH3 gas flow
 = 50 sccm
a) Plasma enhanced 
ALD TiN in N2
b) Plasma enhanced 
ALD TiN in NH3
 
Figure 3. 5 Illustrations of plasma enhanced ALD TiN process in N2 (a) and NH3 (b) 
respectively. Note that NH3 should be turned off while pulsing TDMAT. 
 
Since NH3 is reactive to TDMAT, NH3 valve must be turned off when pulsing 
TDMAT. The deposition rates of PEALD TiN are 0.73 Å and 1.82 Å per cycle in N2 and 
NH3 atmosphere, respectively. Sheet resistances were measured on PEALD TiN films on 
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silicon substrate with 100 Å Al2O3 dielectric. Resistivity can be calculated with the 
measured sheet resistance and the film thickness by: 
        
where   is the film thickness. 
Measured sheet resistances of TiN films deposited in N2 and NH3 are 136.2 Ω/□ 
and 1132.6 Ω/□ respectively, and therefore the calculated resistivities are 367 µΩ·cm and 
2830 µΩ·cm.  
Deposited TiN films can be etched by reactive ion etching (dry etch) or wet 
chemical etching. In the test vehicle 270 Å TiN was etched by CF4 plasma within 2 min 
with 200 watt power. To form the vertical pattern along the sidewall of nanowire, 
isotropic etching is preferred. TiN wet chemical etching with SC-1 solution 
(NH4OH:H2O2:H2O=1:1:5) had been reported[51] and etching tests were carried out on 
TiN samples prepared in N2 and in HN3 respectively. Test results show that SC-1 solution 
etches the TiN film prepared in NH3 with a rate of c.a. 2.2 nm/min, and that prepared in 
N2 at a very slow rate.  











Process Conditions Recipe 1 Recipe 2 
Deposition atmosphere N2 NH3 
Plasma Power 300 Watt 300Watt 
Cycles 350 cycles 150 cycles 
Film thickness ~270 Å ~270 Å 
Deposition 0.77 Å/cycle 1.8 Å/cycle 
Sheet Resistance 136 Ω/☐ 1133 Ω/☐ 
Resistivity 367 µΩ·cm 3059 µΩ·cm 
Etch Rate Very Slow 2.2nm/min 
 
Table 3. 2  Process conditions and film qualifications of TiN deposited in N2 and NH3 . 
 
Metal-oxide-semiconductor capacitors (MOSCAPs) were fabricated with both 
types of TiN and test results show good C-V characteristics. The results confirm that the 
fabricated TiN films perform well as a gate metal material (Figure 3.6). The measured 
samples were fabricated on a lightly doped p-type substrate with 100 Å ALD Al2O3 as 
the dielectric. Under a negative bias, the accumulation capacitance is ~ 0.6 µF/cm
2
, 
which agrees with the theoretical parallel-plate capacitor model.  
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Figure 3. 6 C-V characteristics of fabricated MOS capacitors with plasma enhanced 
ALD TiN as the gate metal 
 
3.1.3 Gate isotropic etch and vertical patterning 
After conformal atomic layer depositions, silicon nanowires were fully covered 
by gate dielectric and gate metal. On the nanowire sidewall, the gate metal needs to be 
patterned to achieve the designed gate length, and also to expose the nanowire core to the 
drain metal. Since traditional lithography approaches could not define the vertical pattern, 
an alternative resist spin-on and etch back process was developed. As illustrated in Figure 
3.7, after the gate metal and dielectric were deposited onto nanowires, resist was spun on 
the sample and fully covered the nanowires and planarized the surface. Following O2 
plasma etching slowly thinned the resist at a controllable rate, until the desired gate 
length was achieved. Then the uncovered metal was removed by anisotropic etching. 
Figure 3.8 shows tilted SEM images of a nanowire sample with this spin-on and etch-








Figure 3. 8 Resist spin-on and etch-back process to vertically pattern the gate metal. a) 
Al2O3 and TiN are deposited on nanowires. b) Resist is spun and etched back to define 




For the process integration of nanowire FETs, TiN was patterned as the gate metal 
pad and PECVD SiO2 was used as an inter-metal dielectric to electrically isolate the drain 
metal from the gate metal. After the drain metallization, PECVD SiO2 was locally etched 
away by hydrofluoric acid (HF) to access the buried gate metal, i.e. the TiN film. 
However, it had been found that the conductivity of the TiN film was severely degraded 
after a series of processes of photolithography, PECVD SiO2 and HF etching. The TiN 
film after these processes exhibited an extraordinarily high resistivity and hindered the 
gate control. A set of experiments were designed to diagnose the failure and find a 
feasible approach to avoid the degradation: Three dummy structures were fabricated to 
test the TiN conductivity after the process integration:  
a) A PEALD TiN film was patterned by photolithography, followed by PECVD 
SiO2 deposition. A contact window was opened by the second lithography and HF wet 
etching so that the buried TiN film was accessed. As shown in Figure 3.9a. 
b) PECVD SiO2 was deposited on TiN immediately after PEALD. 
Photolithography patterned the SiO2, followed by HF etching to access the TiN film. As 
shown in Figure 3.9b. 
c) A PEALD TiN film was patterned by photolithography, covered by 200 Å 
ALD Al2O3 capping layer. Then PECVD SiO2 was deposited on the Al2O3. The 2
nd
 
photolithography opened a contact window and HF etched SiO2 and Al2O3 through the 
window to access the TiN film. As shown in Figure 3.9c. 
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Figure 3. 9 Test structures to investigate TiN film conductivity degradation.  
 
To evaluate the conductivity degradation, two probes were placed on the same 
TiN contact pad (size: 100 µm x 100 µm) and the conducting current was measured 
under a voltage bias. For comparison, the I-V characteristic of a bare TiN film was also 
measured. It was found that the TiN film in test structure b) and c) behaved as a 
conductive metal, whereas in structure a) the TiN became highly resistive as an insulator.  
Although the degradation mechanism was unknown, the results indicated that the TiN 
conductivity degradation can be avoided by capping SiO2 on TiN before 
photolithography, or by capping Al2O3 on post-lithography TiN before PECVD SiO2. 





























Figure 3. 10  Measured I-V on TiN gate metal with different test structures of TiN 
process integration.   
Besides PEALD TiN, other metal candidates and potential etching techniques are 
also investigated for the nanowire FET process integration. For instance, sputtered TaN 
was deposited and tested for as the gate metal candidate. However it was very difficult to 
vertically pattern TaN: the poor sidewall deposition quality makes wet etch 
uncontrollable, wet etching. CF4 dry etch also introduces contamination and lead to large 
C-V hysteresis. Table 3.3 summaries the materials and techniques for the gate metal 
integrations. Functional nanowire FET devices are achieved by utilizing PEALD TiN 
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Table 3. 3 Materials and etching techniques for the nanowire FET gate metal 
integration. Successful integration is achieved by utilizing PEALD TiN (NH3) as the gate 
metal, PECVD SiO2 as the gate mask and 1:1:5 SC-1 as the gate metal etchant. 
In summary, we discussed several major challenges for the nanowire FET process 
integration and explored mythologies to address the technical barriers. Firstly we 
proposed a new approach to patterning the nanowires with EBL and metal salicide. Then 
DSE process was optimized to achieve vertical nanowires with a smooth sidewall. We 
also developed conformal metal deposition methods with plasma enhanced ALD. The 
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film quality and etching approaches were also investigated. In order to integrate TiN film 
as a gate metal without compromising the conductivity, several test structures were 
compared and solutions were proposed. 
 
 
3.2 PROCESS DEVELOPMENT GATE-ALL-AROUND NANOWIRE FETS 
Based on the highly ordered silicon nanowire array, gate-all-around nanowire 
pMOSFETs were fabricated.  The design of the device structure is illustrated in Figure 
3.11. Similar to nanowire capacitors, the silicon nanowires that were fabricated by DSE 
were vertical to the substrate wafer. Multiple nanowires can be integrated in one device 
in parallel to contribute a larger drive current. The boron doped substrate served as the 
source terminal for the p-type MOSFET, and the Si nanowires were lightly doped by 
phosphorus as the channel. On the top of nanowires, the drain was heavily doped by 
boron and metal salicide was formed to reduce the contact resistance. Along the nanowire 
sidewall, the high-κ dielectric and gate metal were wrapped around the silicon nanowire 
core to achieve the gate-all-around structure. Atomic layer depositions can yield very 
conformal films and thus is the preferred process for dielectric and metal depositions[52]. 
The drain metal on top was isolated from the buried gate metal layer by an inter-metal 




Figure 3. 11  Schematic of a vertical nanowire field-effect-transistor. 
In order to achieve the desired the p-n-p doping profile for p-MOS, we used 
epitaxy silicon wafer and pre-doped the wafer before the nanowire was etched. The wafer 
had a highly doped p-type substrate and an epitaxy p- layer of 7-11 µm in thickness, 
which served as the common source for the nanowire FETs.  Phosphorus was implanted 




 dose to dope the n-type channel region. After 1 
hour 1000˚C activation annealing, the junction depth was diffused to 470 nm below the 




 at 20 
keV, followed by a 10 sec thermal activation at 1000˚C. Figure 3.12 shows the simulated 
doping concentration profile for nanowire FETs. Simulation result indicates that the drain 




 and a junction depth of 150nm, while the 



























































Figure 3. 12 Simulated doping concentration for nanowire FETs.  
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The sample was patterned by JEOL electron beam lithography after doping. First 
100 nm-diameter hole-array was patterned on the ZEP resis. Next, 200Å titanium 
followed by 200Å nickel was deposited on the sample with e-beam assisted evaporation 
and consequent lift-off process left metal dots array on silicon surface. Metal/silicon 
salicide was formed after 600˚C 10 sec rapid thermal anneal in N2, which not only acted 
as a hard mask for DSE but also reduced the drain contact resistance. We patterned a 
variety size of arrays: 1×1, 2×2, 3×3, 4×4 and 5×5. The following 30 cycles of DSE 
realized the nanowire array with a height of ~720nm. 45˚ tilted SEM images are shown in 






Figure 3. 13 Etched silicon nanowire array patterned by e-beam lithography and masked 
by Ti/Ni salicide. Nanowires height is ~ 720 nm and diameter is ~ 90 nm. Aspect ratio is 
~ 1:8. 
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The fabrication process flow of silicon nanowire FETs is illustrated in Figure 
3.14. First 200 Å Al2O3 was deposited by ALD on the nanowire as gate dielectric at 
250˚C, followed by the PEALD 500Å TiN for gate metal in NH3 atmosphere. Then a 




Figure 3. 14 Process flow of nanowire FETs 
 

































(A) Fabricate Si-nanowire (B) ALD Al2O3, ALD TiN and 
PECVD SiO2
(C) Photolithography pattern 
gate and resist thinning
(D) SiO2 etching by BOE
(G) Remove SiO2 (H) PECVD SiO2  for 250 nm (I) Resist spin on and thinning
(J) Anisotropic SiO2 etching






(L) Photolithography and SiO2 
etching to access gate metal
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After the 3-step depositions, photolithography defined 200×500 µm
2
 gate metal 
pads. After development and hard bake, the photoresist had a height of 0.9 µm so that the 
720 nm-tall nanowires were completely buried by the resist. To vertically pattern the gate 
metal, a controllable O2 plasma etch-back process was performed to thin the resist. After 
2 min etch-back, residual resist only covered the bottom portion of nanowires, as shown 
in Figure 3.14c. The exposed SiO2 capping layer was removed by 15sec BOE dip (Figure 
3.14d) and afterwards SC-1 (NH4OH:H2O2:H2O = 1:1:5 at room temperature) solution 
etched upper portion of TiN to form the wrapped-gate pattern (Figure 3.14f). Figure 
3.15a shows a device with 9 nanowires after the resist thinning and figure 3.15b exhibits 
the gate pattern after TiN was etched (resist was removed). The gate covers the lower 
portion of the nanowires and channel length is ~320nm. Gate overlap can be controlled 
by O2 plasma thinning process. Figure 3.16 shows devices with different number of 
nanowires when the gate-all-around pattern was accomplished. 
 
 






Figure 3. 16 Silicon nanowire FETs with vertical wrapped gate pattern. 
 
To isolate the gate metal layer from the drain metal layer, a 250 nm PECVD SiO2 
film was deposited as inter-metal dielectric (Figure 3.14h). Similar to the gate vertical 
patterning, resist was spun-on and thinned with 130 sec O2 plasma etch-back (Figure 
3.14i). PECVD SiO2 cap was removed by a controllable anisotropic plasma etch with a 
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mix gas of CHF3 and O2 (Figure 3.14j) to uncover the nanowires for the drain 
metallization. As shown in Figure 3.17, a 5 min etching consumed approximately 350 nm 
SiO2 and exposed c.a. 100 nm Si nanowire core. Al2O3 gate dielectric on top of the 
nanowire was also broken through during the excessive plasma etching. From the image 
it can be observed that nanowire cores are uncovered from the PECVD SiO2 and exposed 
to the drain metallization. 
 
 
Figure 3. 17 Tilted SEM image of silicon nanowire FET after PECVD SiO2 etch. 
Nanowire cores are exposed on top of the device for the drain metallization. 
 
The drain contact pad was patterned by the 2
nd
 photolithography and lifted-off. 
150nm nickel film was deposited by e-beam assisted evaporation so that the metallization 
was formed with the salicide on nanowires (Figure 3.14k). To access the buried TiN gate 
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metal, contact windows through PECVD SiO2 were opened by the 3
rd
 photolithography 
and 2 min BOE dip (Figure 3.14l). Top-view microscope image is shown in Figure 3.18 
for device layout illustration. 
 
 
Figure 3. 18 Top-view microscope image of final device layout. Drain is the top nickel 
films and gate is buried under SiO2 inter-metal dielectric. A contact window is opened by 
photolithography.  
To gain the inside view of the fabricated nanowire FET, focused ion beam (FIB) 
was utilized to create a cross-section through a particular nanowire, along with the 




Figure 3. 19 Cross-sectional SEM image of a nanowire FET. The cross-section that is 
created by focused ion beam (FIB) cuts through the nanowire core. 
 
3.3 DEVICE CHARACTERIZATION AND DISCUSSION 
The fabricated vertical nanowire FETs were characterized at room temperature 
using the substrate as the source. The transfer characteristic (Id-Vg) indicates that the Si 
nanowire FET behaves as a typical p-MOS field-effect-transistor and the result is plotted 
in Figure 3.19. This characterized device has 25 nanowires in parallel, with a channel 
length of approximately 320nm. Each nanowire has a diameter of 90 nm and a gate 
dielectric of 200 Å Al2O3, i.e. ~10 nm effective oxide thickness (EOT). The gate voltage 
is swept from 1 V to -2 V with a step of -0.02 V, while VDS is kept at -0.2 V and -1.0 V. 
The Id-Vg curve shows a good DC characteristic with the Ion/Ioff ratio >10
5
. The on-state 
 50 
current is 11.8 µA, achieved at VDS = -1 V and VGS = -2 V, compared to an off-state 
current that is below 10
-10 
A when VDS = -1 V and VGS = 1 V. Considering that this device 
has 25 nanowires in parallel, each nanowire contributes a current of ~ 0.47 µA. The 
measured curve also shows a very small threshold voltage (Vth) roll-off with VDS: the 
drain induced barrier lowering (DIBL) measured at IDS = 100 nA is 25 mV/V. The sub-
threshold swing (SS) of the champion device is 87mV/dec and 96mV/dec extracted at 
VDS = -0.2 V and -1 V, respectively. 

































 = -1.0 V
 V
DS
 = -0.2 V
 
Figure 3. 20 Measured transfer characteristics of a silicon nanowire FET with 25 
nanowires in parallel.  
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The measured output characteristic (Id-Vd) is plotted in Figure 3.21. VDS is swept 
from 0 to -2 V, and VGS ramps from 1 V to -1.5 V with a step of -0.5 V. The device 
behaves as an excellent long channel-like pMOS. For a certain VGS, the output current 
enters the saturation region with the increase of VDS. 
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Figure 3. 21 Measured output characteristics of silicon nanowire FET with 25 nanowires 
in parallel. 
 
The trans-conductance (gm) of the tested device is also extracted and plotted in 
Figure 3.21 at VDS = -0.2 V. The maximum gm is achieved at VGS = -0.56 V. 
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Figure 3. 22 Trans-conductance of silicon nanowire FET measured at VDS = -0.2 V. 
 





The trans-conductance gm quantifies the drain current variation with a gate-source 
voltage variation while keeping the drain-source voltage constant: 
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In a small VDS (linear region), gm can be expressed by  
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Therefore the carrier mobility µ can be extracted by: 
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where   is the channel length and 𝑊 is the channel width.     is the gate 
oxide capacitance. 
In the tested device, the channel length is 320 nm. As for the channel width, each 
nanowire has a diameter of ~ 90nm and thus the effective width per nanowire is the 
circumference: ~ 283 nm. Considering that there are 25 nanowires in parallel in this 
device, the total effective channel width is 7.065 µm. 
The oxide capacitance can be calculated by     
    
 
 for planar MOSFETs, 
where   is the dielectric thickness,    is the relative permittivity of the dielectric and 
   is the vacuum permittivity. Table 3.4 summarizes the parameters that we used to 
extract the hole mobility.  Therefore the extracted hole mobility is 2.16 cm
2
/V·sec. 
For the gate-all-around structure, it is more accurate to use the cylinder capacitor 
model to calculate the total capacitor per nanowire: 
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where   is the height of the cylinder,   the radius of the Si-nanowire and   the 
radius to the TiN gate. Therefore we have      . 
The re-calculated hole mobility is 0.97 cm
2
/V·sec by the cylinder capacitor 
model. The relatively low mobility can probably be attributed to the non-ideal external 
contact resistance, i.e. from the low doping concentration in the source.  
 
Parameters Value 
   7 
   8.85x10
-12  
m/F 
  90 nm 
  110 nm 
  20 nm 
     ( ) 320 nm 
𝑊      283 nm 
Table 3. 4  Parameters and constants for hole mobility extraction in silicon nanowire 
FETs. 
 
The fabricated devices were also characterized at 77K for the low temperature 
performance. The sample was cooled down by liquid nitrogen (LN2) and the transfer 
characteristic was measured. Figure 3.22 shows the comparison of the low temperature 
and  room temperature transfer characteristics with VDS = -0.2 V. Compared to the room 
temperature performance, steeper sub-threshold slope is observed at 77K, with a 
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reduction in the drive current and an increase in      . The extracted sub-threshold swing 
at 77K is 65 mV/dec, compared to 87 mV/dec that is extracted at room temperature. 











































Chapter 4 Double gate power MOSFET Introduction 
4.1 PROCESS DEVELOPMENT OF VERTICALLY DIFFUSED FINFET 
Vertically diffused finFETs inherit the processes developed for nanowire FETs in 
the previous chapters. Comparable to the nanowire FETs, p-type vertically diffused 
finFET was fabricated with a p-n-p doping profile. A similar epitaxial silicon wafer was 
utilized and doping was pre-diffused before the fin was etched. The lightly doped epitaxy 
p- layer was 7-11 µm in thickness and serves as the drift-region, therefore the substrate 
was used as the drain for potential power applications. Phosphorus was implanted at 100 
keV, followed by 1-hour diffusion at 1000˚C to dope the n-type channel region. The 
junction depth is 470nm below the wafer surface. The second boron implantation with an 




 followed by 10sec  rapid thermal anneal at 
1000˚C doped the drain region. Simulation result indicates that the source doping has a 




 and a junction depth of 140nm, while the peak 




 and the channel length is around 320 nm. 




























Anneal Time 1 hr 10 sec 
Table 4. 1 Implantation and annealing conditions for vertically diffused finFET doping. 
 
The process flow is illustrated in Figure 4.1. After the 2-step ion implantations 
and annealing, the fins and mesas were patterned by JOEL e-beam lithography. The 
electron beam exposed an area of 50 nm × 15 µm for the fin pattern, adjoining to a 50 × 
50 µm
2
 square for the source contact mesa. After the resist was developed, 200Å Ti 
followed by 200Å Ni was deposited on the sample with the e-beam-assisted evaporation. 
Unwanted metal was lifted off by an overnight soaking in remover PG. After an oxygen 
plasma descum, the sample was annealed in N2 atmosphere for 10 sec at 600˚C to form 
the salicide. The subsequent 30 cycles DSE consumed 720 nm silicon and thus formed 
the fin structure as well as the mesa. We fabricated a variety of devices with 1, 2, 3 and 4 

















A) Pattern fin and mesa by e-beam lithography, 
metal evaporation and lift-off. Anneal to form 
salicide
B) Deep silicon etch to form the fin and mesa
C) ALD 200 Å Al2O3 gate dielectric and 
plasma enhanced ALD 250 Å gate metal
D) PECVD SiO2 capping layer and photo-
lithography to define gate contact pad
E) TiN wet etch and SiO2 wet etch F) Photo-lithography to open source contact via 
and Al2O3 wet etch. Source metal evaporation 
and lift-off
 








Figure 4. 2 Etched fins after 30 cycles of deep silicon etch. Right image is a 45
o
 tilted 
SEM image of a vertically diffused finFET with 4 fins. The length of the fin is 15 µm. 
Left upper is a close-up image of at the tip of an etched fin. The width of the fin is around 
70 nm after the salicide annealing. Left Lower is the top view of the device layout.  
 
Afterwards, the sample was cleaned with piranha and diluted HF. A sequence of 
ALD 200Å Al2O3, PEALD 250 Å TiN and PECVD 500Å SiO2 was deposited, which 
covered the entire sample. Photolithography defined 100 x 100 µm
2
 gate contact pads 
that overlapped the fins but excluded the mesa. Unmasked SiO2 was removed by 15 sec 
BOE dip, followed by an isotropic TiN wet etch to pattern the gate metal. Excessive SiO2 




 photolithography opened a window on the top of the mesa. Al2O3 was 
etched by 3 min BOE dip and thus the buried salicide layer was exposed. A 150 nm 
nickel film was deposited by e-beam assisted evaporation and then lifted off as a source 
contact pad. Tilted SEM images of the completed devices with different fin numbers are 
shown in Figure 4.3. A cross-sectional TEM image of one fin is shown in Figure 4.4, as 










    
 
 
Figure 4. 4 TEM images of the fin cross-section and high magnification image of 
salicide on top of the fin. 
  
4.2 DEVICE CHARACTERIZATION AND DISCUSSION 
Fabricated vertically diffused finFETs were characterized at room temperature 
and the performances were compared among the devices with different fin numbers. We 
first utilized the configuration that is suitable for power application, i.e. the top electrode 
was connected as the source while the bottom substrate as the drain. Transfer 
characteristics (Id-Vg) were measured and plotted in Figure 4.5. Test results indicate that 
the devices behave as typical p-MOS transistors with an Ion/Ioff ratio more than one 
magnitude. The drive currents are measured at a small VDS = -0.2 V and a large VDS = -
1.0V, while VGS is swept from 1.0 V to -2.0 V. The on-state currents achieved at VGS = - 
2.0V and VDS = -1.0V are 8.98×10
-5







devices with 1, 2, 3 and 4 fins, respectively. The relatively high off-state current can 
probably be attributed to the large junction leakage on the mesa and further discussion is 
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Figure 4. 5 Transfer characteristics of fabricated vertically diffused finFETs with 1-fin 
(a), 2 fins (b), 3 fins (c) and 4 fins (d).  
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Though performances are slight different between deivces, larger drive current is 
achieved as the fin number increses, as expected. We plot the ON-current versus the fin 
number for these four devices in Figure 4.6. Linear dependence of the drive current on 






































































































































































Figure 4. 7 Output characteristics of vertically diffused finFETs with fin number from 




Interestingly the off-state current is significantly reduced when the source/drain 
configuration is swapped. In Figure 4.7 we plot the transfer characteristic of a 4-fin 
device with lowest off-state current in swapped source/drain configuration, and compared 
it with the original measurement on the same device. The comparison indicates that the 
on-state current is not affected by the change of the configuration, whereas the off-state 
current is reduced by 2 orders of magnitude.  
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Figure 4. 8 Transfer characterization comparison of the swapped S/D configuration and 
the original S/D configuration. 
 
For p-type MOSFETs, the source and drain are doped by acceptors while the 
channel is doped by donors. In off-state, i.e. VGS >0 and VDS <0, the p-n junction of 
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source to channel (source junction) is forward biased while the channel-drain junction 
(drain junction) is reverse biased. In this device, a large area mesa (50×50 µm
2
) is 
connected to the device in parallel, sharing the same doping profile with the fins. 
Therefore there are two p-n junctions under the mesa: the top junction and bottom 
junction, corresponding to the source junction and the drain junction in the fin. It is also 
noted that these junctions are out of the gate control; consequently the off-state current is 
largely determined by the reverse leakage current of the two junctions.  
When the device is characterized with the original configuration, where top 
electrode is grounded and negative voltage is applied to the substrate, the off-state current 
is determined by the reverse leakage of the bottom junction in the mesa, whereas, when 
source/drain is swapped, i.e. the bottom electrode is grounded and negative voltage is 
applied on the top, the off-state leakage current is determined by the top junction reverse 
leakage current. 
For a p-n junction, the I-V characteristics can be express by:  
 
𝐼  𝐼 ( 
  (   )⁄   ) 
 
where    is the voltage across the junction.    is the thermal voltage defined as 
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The saturation current can be expressed theoretically by:  
 














where   is the electron charge,   is the cross-sectional area,     are the 
diffusion coefficients of holes and electrons, respectively,     is the donor and acceptor 
concentrations in the p-type side and n-type side, respectively,    is the intrinsic carrier 
concentration, and     is the carrier lifetimes of holes and electrons, respectively. 
Therefore, approximately the saturation current is largely determined by the 






 are of 
the same magnitude. 
Referring to the doping concentration profile of the device structure and the 
analysis above, it can be concluded that the off-state current is            ⁄ , where 
          is the doping concentration in the lightly doped side of the bottom junction, if 
the original source/drain configuration is applied, whereas the off-state current of the 
swapped source/drain configuration is             ⁄ , where            is doping 









 ), the 
off-state current is reduced by two orders of magnitudes by swapping the source and 
drain.  
The fabricated devices were also characterized at 77K for the low temperature 
performance. The sample was cooled down by liquid nitrogen (LN2) and the transfer 
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characteristic was measured. Figure 4.8 shows the comparison of the low temperature and 
room temperature transfer characteristics with VDS = -0.2 V. Comparing with the room 
temperature performance, steeper sub-threshold slope is observed at 77K, with a 
reduction in the drive current and an increase in      . 

























Figure 4. 9 Low temperature transfer characteristic comparing with room temperature. 
VDS = -0.2V 
 
Breakdown voltage test is also performed for vertically diffused finFET. Figure 
4.10, which shows IDS versus VDS plots with VGS = 0 V was used to characterize BVDSS. 
No significant breakdown is observed below 20 V. 
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Chapter 5   Flexible thin-film transistors exfoliated from bulk wafer 
5.1 PROCESS REVIEW OF FLEXIBLE ELECTRONICS 
Mechanically flexible integrated circuits and electronic systems have received a 
lot of attention. Unlike traditional electronic devices which are typically fabricated on 
bulk, rigid Si wafers with a thickness of ~ 700 microns, flexible integrated circuits, using 
thin-film-transistors (TFTs), are usually mounted on a bendable substrate such as plastic 
or polyimide. Such mechanical flexibility enables new classes of applications beyond 
traditional electronics products, for example, flexible displays, electronic textiles and 
“epidermal” electronics.[37-39] 
Mechanically flexible organic film transistors, for instance, based on pentacene 
have  been demonstrated[53, 54]. However, the low carrier mobility, and thus low drive 
current and high operating voltage, still remains as a major challenge for this kind of 
organic material [55].  To achieve higher mobility and performance, inorganic 
semiconductors are attractive candidates for flexible electronics. 
One of the most successful inorganic TFTs is based on hydrogenated amorphous 
silicon (a-Si:H) [41]. This technique involves low temperature RF plasma enhanced 
chemical vapor deposition (PECVD), to deposit thin film amorphous silicon on plastics 
or glass substrates.  The quality of the a-Si:H can be engineered by deposition 
parameters such as temperature and hydrogen concentration [40]. To directly deposit a-Si 
on plastic substrates, the process temperature must be below the thermal degradation 
temperature of the plastic, which limits the quality of the a-Si:H film, and results in low 
carrier mobility. For instance, a 75C RF-PECVD a-Si:H film with a thickness of 50nm 
shows a very low carrier mobility of 0.4 cm
2
/Vs [42], while 150C PECVD with higher 




/Vs [56]. To achieve better performance, higher temperature and hydrogen 
concentration are required, which are often precluded on plastic substrates.  
Carrier mobility can be drastically improved by substituting single crystalline 
silicon for a-Si [57]. To maintain the mechanical flexibility, single crystal nanowire 
devices on flexible substrates have been demonstrated. Single crystalline nanowires can 
be prepared by the well-known vapor-liquid-solid (VLS) approach [25].  In this bottom-
up technique, a metal catalyst is deposited on a “donor” substrate which can withstand 
high temperatures, and high quality single crystalline nanowires are grown  at 
temperatures of several hundred degrees Centigrade using a gas  precursor [58]. The 
nanowires are transferred from the donor substrate to a flexible “receiver” substrate, for 
example glass or plastic, which might not be able to withstand high temperatures. It 
usually requires additional tricks to achieve aligned monolayer nanowires in the desired 
location and orientation on the receiver. The Javey group has developed innovative 
contact printing techniques that exploits sliding frictional forces between the donor and 
the receiver wafer whose surface is pre-treated with specially terminated chemical bonds, 
for instance, –NH2, to maximize adhesion. Consequently, the transferred nanowires are 
mostly aligned in the direction of sliding. Schottky diodes on bendable plastic substrates 
made with nanowires have been demonstrated. Doping the transferred nanowires is 
difficult since the high temperature activation of the dopants is not compatible with the 
plastic substrate [59].  
Instead of bottom-up VLS growth, top-down approach to fabricating nano-ribbons 
or thin-film single crystalline silicon from conventional wafers has also been reported. 
This technique involves fabrication of arrays of devices, lifting off thin-film silicon and 
transfer printing. First, photolithography defines the active region of device or ICs arrays. 
Conventional CMOS fabrication process flow is carried out, including high temperature 
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source/drain (S/D) dopant activation, thermal gate oxide growth and metallization 
anneals. The wafer is then covered by passivation layer such as PECVD Si3N4 or SiO2, 
and subsequent reactive ion etching (RIE) opens trenches through the passivation and 
down to the sacrificial layer outside the active region. The sacrificial layer can be either 
(111) silicon that can be anisotropically etched by KOH or TMAH, or buried oxide 
(BOx) in a silicon-on-insulator (SOI) substrate that can be selectively etched by 
hydrofluoric acid[60, 61]. For example, the Rogers group uses (111) silicon and defines 
strip patterns with sidewall terminated on (110) planes. After a shallow RIE, top surface 
and parts of the sidewalls of the trenches are coated with thin SiO2 and Au. A subsequent 
anisotropic KOH wet etch that is highly selective to (110) over (111), undercuts the 
masked strips and generates nano-ribbons. The ribbons are then contact printed by 
Polydimethylsiloxane (PDMS) onto a polyethylene terephthalate (PET) substrate. Back-
gate MOSFETs were fabricated, using indium tin oxide (ITO) on the backside of PET as 
the common gate and PET as dielectric. The devices exhibited a mobility of 360cm
2
/Vs 
and ION/IOFF ratio of 10
3
 [62, 63].  
Transfer printing that enables parallel assembly of massive numbers of thin-film 
devices from the donor wafer onto the receiver substrate is becoming a mature technique. 
Semprius Inc. has demonstrated an approach that utilizes SOI wafer to fabricate thin film 
transistors and transfer print, with yields in excess of 99.5% and alignment accuracies 
better than 5 µm. Device arrays are pre-fabricated with conventional CMOS process on 
SOI wafer. After a passivation layer encapsulates the devices, deep trenches in the 
periphery of the active region are etched down to the buried oxide.  Hydrofluoric acid 
etches the sacrificial oxide and frees the thin film silicon from the substrate. An elasto-
metric transfer stamp is designed to have well-defined posts corresponding to the device 
pattern. Transfer process is carried on a specific transfer printer which is able to precisely 
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align the transfer-stamp to the source wafer. In a test vehicle, Semprius Inc. successfully 
transfer printed 1024 ICs within 4µm misalignment[64].  
 
5.2 PROCESS OF WAFER EXFOLIATION 
Here, we discuss a new, simpler approach to fabricate high performance flexible 
electronic devices and circuits based on a wafer-scale thin crystalline Si film exfoliation 
scheme similar to spallation [65, 66]. Devices and circuits are fabricated using a 
conventional CMOS process flow on a bulk Si wafer. Devices are not restricted to nano-
ribbons or nanowires as in other approaches, and, because devices are made on a bulk 
silicon wafer, the process temperature is not limited by the plastic substrate as mentioned 
before. In this work, p-MOSFET and n-MOSFETs s with a variety of channel lengths 
from 150 nm to 1 µm, as well as capacitor and diode test structures were fabricated on 
conventional 8-inch wafers using a standard 0.13µm CMOS process flow with poly-Si 
gate and 20Å SiO2 gate dielectric. After final metallization and passivation, the contact 
pads were opened up for probing.   
Subsequently, a mechanical exfoliation process was carried out to peel off the top 
25-30 µm of silicon, from the bulk wafer. The CMOS devices are contained in the top ~1 
µm of the exfoliated Si film.  This process, previously developed for solar cells where Si 
substrate cost is paramount [67], has been adapted to CMOS applications to produce 
flexible ultra-thin Si ICs.  As depicted in figure 5.1, the process begins with the 
deposition of a 70 nm PECVD silicon nitride film over the whole wafer as an isolation 
layer, followed by e-beam assisted evaporation of nickel as metal seed layer. 
Subsequently a nickel film is electroplated over the wafer with typical thickness ranges 




treatment which results in a negative residual strain in the nickel film, as shown in Figure 
5.1 (D). The stress fields in the metal film and underlying wafer resulting from the 
negative residual strain provide the driving force for the exfoliation.  An 
electromechanical wedge is then used to create and propagate a sub-surface crack across 
the wafer, which results in exfoliation of the top 20-30 µm of the silicon wafer, along 
with all pre-fabricated electronic devices and circuits.  While this process is used in 
solar cells for reducing cost of Si by enabling substrate reuse, in CMOS applications this 
process enables flexible form factor of high performance devices, which was not easily 
possible with the previously developed approaches described in previous sections.  
The thickness of the exfoliated Si can be controlled between 10 and 80μm by 
modulating the residual stresses in the metal and Si substrate system, which are 
determined by the annealing temperature, metal profile and the electroplating process that 
introduces stresses in the metal during plating.  Annealing temperature is below 300
o
C, 
making the process compatible with standard back end of line (BEOL) process. The 
electroplated nickel can be deposited with a thickness from 10 to 100 µm to produce 10 
to 80 μm exfoliated silicon film. While it is ideal for photo-voltaics (PV) applications, for 
flexible CMOS applications, further thinning of the Si to sub-micron thicknesses may be 
desired for improved mechanical flexibility, and should be achievable with a chemical 
mechanical polish (CMP) after the exfoliation process, if needed.   
Figure 5.2 shows the physical characteristics of the as-exfoliated foil.  The 
microscope image of the surface of the Si shows ridges of approximately 0.2 µm in 
height and, as expected for a fracture surface, these ridges run perpendicular to the crack 
propagation direction.  In order to further investigate if the mechanical exfoliation 
process introduces cracks or defects in the Si foil, TEM imaging was used to study the 
microstructure of the exfoliated Si.  The TEM micrograph in Fig 5.2 (B) shows that the 
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perfect crystallinity of the Si wafer is preserved after exfoliation, as indicated by the 
lattice fringes in the image.  No defects or microcracks were observed.   
 
 
Figure 5. 1 Exfoliation process flow: (A) Transistors are pre-fabricated on conventional 
silicon wafer with standard CMOS process flow. (B) PECVD Si3N4 for passivation. (C) 
E-beam evaporation of thin metal seed layer. (D) Electro-chemical plating of Ni on seed 
layer. (E) Thermal expansion mismatch exfoliates the film from wafer. (F) Nickel foil is 
removed by SC-2 solution. 
Silicon Wafer
Pre-Fabricated 













Figure 5. 2 (A) Surface roughness of exfoliated thin-film silicon (B) TEM image of 
microstructure of the exfoliated Si. 
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After exfoliation, a negative residual strain 0 remains in the nickel film. 
Accordingly, there exists a compressive stress component in the silicon layer and tensile 
stress component in the metal layer.  The residual strain 0  which determines the 
mechanical strength and reliability of such a composite foil has been analyzed 
previously[68].   Assuming that the thicknesses of the silicon layer and the metal are 
1h  
and 
2h , respectively, Young’s modulus 1E  and Poisson’s ratio 1v  for silicon, and 2E  
and 2v  for nickel, respectively, based on the assumption of plain strain condition, the 





























   for 10  y , (1) 
where, ))1(()1( 221
2
12 vEvEm  , 12 hhn   and 1hyy  . Eq. (1) shows that the 
stress in the silicon layer is determined by the coefficient, n, for a certain value of 0 . 
Figure 3 shows the variation of the coefficient mnf  with y as 24.1m  and 2n  for a 
typical exfoliated Si substrate. It can be seen that mnf is positive for 10  y  and, 
accordingly, the stress in the entire silicon layer is negative or compressive. It is known 
that silicon is a brittle material and is prone to breakage under tensile stress. This 
compressive stress from 0  can offset tensile stresses resulting from occasional external 
forces during handling of the silicon foils and tensile thermal stresses due to the 
mismatch of coefficients of thermal expansion of silicon and nickel at high temperature. 
Therefore, the existence of 0  makes the exfoliated substrate extra rugged and improves 
the yield of exfoliated substrate during handling and further processing.  
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Figure 5. 3 The variation of stress coefficient mnf  for 10  y . The upper inset 
shows the residual strain 0  between Si and Ni layers and the co-ordinate system used 
to compute the stress distribution.  The lower inset schematically shows the stress 
distributions in Si and Ni layers after the exfoliation.  
After the exfoliation, the thin, bendable, single crystalline silicon foil with the 
metal backing is bonded onto a plastic substrate, which is attached to glass for easier 
handling and testing. The metal foil is slowly etched away in a mixture of 3:3:10 
HCl:H2O2:H2O (RCA SC-2 solution) in room temperature until the silicon nitride 
passivation is reached (~20min). Figure 5.3 shows the flexible silicon films with devices 
when detached from the glass substrate, with a size ca. 30mm x 50mm. The inset shows 
an 8 inch (200 mm) exfoliated wafer with metal foil. Our exfoliation process can 




Figure 5. 4 Image of a bent, flexible integrated circuit with high performance CMOS 
devices. (A) is flexible IC with the size of 35 mm x 50 mm.  (B) shows an 8-inch 
exfoliated wafer with metal foil. 
 
5.3 PERFORMANCE OF EXFOLIATED THIN-FILM TRANSISTORS 
Fabricated thin-film n-MOS and p-MOS FETs with different gate lengths were 
tested in terms of ID-VG transfer and ID-VD output electrical characteristics before and 
after exfoliation. Besides MOSFETs, gate dielectric breakdown and diode reverse 
leakage and breakdown characteristics were also compared before and after exfoliation. 
Figure 5.4 presents a comparison of transfer characteristics of n-MOS and p-MOS 
devices with channel length of 150 nm, channel width of 10 µm, and 20Å SiO2 gate 
oxide. Black curves show the transfer characteristics of the MOSFETs on bulk Si wafers, 
before exfoliation. The red curves show the measured ID -VG after exfoliation, showing 
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no significant degradation of transistor characteristics. The ON current of 150 nm n-
MOSFETs after exfoliation is 0.413mA/micron at VGS = 1.0 V and VDS = 1.0 V, 
comparable with the value of 0.422mA/micron before exfoliation. The ION/IOFF ratio is 
~10
6
, and the sub-threshold slope (SS) is 72mV/decade. Five different n-MOSFETs with 
the same parameters were measured and the ON currents ranged from 4mA to 4.13mA, 
so the difference with original device was within 5.3%. On p-MOSFETs, the ON current 
is 0.155mA/micron before exfoliation and 0.151mA/micron after exfoliation, 
respectively, with ION/IOFF ratio = 10
6
 and SS = 81mV/decade. Measured results on 
different devices with same parameters shows that the difference of pMOSFET ON 
current before and after exfoliation is less than 3%. The carrier mobilities were extracted 
from transfer curve of the MOSFETs with 1 µm channel length and 10 µm width. After 
exfoliation the electron mobility in n-MOSFETs is 252 cm
2
/Vs, comparable with the 
value of 261 cm
2
/Vs before exfoliation. Similar comparison of hole mobility in p-
MOSFETs yielded values of 51 cm
2
/Vs vs. 53 cm
2
/Vs, before and after exfoliation, 
respectively. It was difficult to measure exactly the same device before and after 
exfoliation, because the probes scratched the metal pads during the first measurement 
(before exfoliation), and the scratched metal pads are more easily damaged during the 




Figure 5. 5 Comparison of transfer characteristics before exfoliation (On-wafer, black 
curve) and after exfoliation (exfoliated, red curve) with VDS = 0.1 V and 1.0 V.  The 
channel length is 150 nm and width is 10 µm with gate oxide of 20Å SiO2 for both n-
MOSFETs and p-MOSFETs. 
Figure 5.5 exhibits the output characteristics of both n-MOSFETs and p-
MOSFETs before and after exfoliation. VDS was varied from 0 V to 1.0 V, and VGS from 
0 to 1.0 V in steps of 0.1 V. Red and black curves denote the results before and after 
exfoliation, respectively. The curves match quite well, except that the result after 
exfoliation has slightly lower saturation current for each VGS, probably because the 
residual silicon nitride passivation gives additional source/drain contact resistance.  
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Figure 5. 6 Comparison of output characteristics before exfoliation (On-wafer, black 
curve) and after exfoliation (exfoliated, red curve) with VGS from 0.1 V to 1.0 V, in steps 
of 0.1 V.  The channel length is 150nm and width is 10 µm with gate oxide of 20Å SiO2 
for both n-MOS and p-MOS. 
To study the effect on the gate dielectric during exfoliation process, we 
characterized the gate leakage currents and breakdown voltages before and after the 
exfoliation. In each case, we tested three devices and the results of six curves in two sets 
are plotted in figure 5.6.  Black curves represent the gate leakage current versus gate 
bias voltage of un-exfoliated devices. Before exfoliation, we find that the leakage current 
through the gate dielectric begins to significantly increase when gate bias is larger than 
2.5 V. Considering that the gate dielectric is 20Å SiO2, the result shows an equivalent 
breakdown electric field of 12.5 MV/cm, which is consistent with the breakdown field of 
the material. In the post-exfoliation set, gate dielectric becomes leaky at 2.2 V in the 




























worst case, which is slightly lower than before exfoliation. Breakdown field is 11 
MV/cm, still in a reasonable range for SiO2.  
 
 
Figure 5. 7 Gate dielectric leakage current as a function of gate bias. Black curve shows 
the leakage current before exfoliation (on-wafer), and red curve after exfoliation. 
 
We also investigated the diode characteristics on flexible c-Si substrate. Two sets 
of I-V curves were measured before (black) and after (red) exfoliation, respectively, with 
three different diodes in each set (Figure 5.7). In forward bias, current increases 
exponentially from 0.7V. Reverse leakage current is low until a reverse bias of 8V. 
Before exfoliation, the three diodes break down in the range of 7.8V-8.2V, while after 
exfoliated diodes break down at around 8V. This comparison indicates that the 
exfoliation process does not degrade the diode breakdown voltage significantly.  



































Figure 5. 8 Diode I-V characteristics with reverse breakdown voltage. Black curve 
shows the leakage current before exfoliation (on-wafer), and red curve after exfoliation. 
 
In summary, we demonstrated a new approach to produce high performance 
flexible thin-film-transistors by exfoliating the top surface of wafers with pre-fabricated 
devices or circuits. This approach uses high quality single crystal silicon and avoids 
process temperature limitations. Different from the contact printing technique that 
transfers nanowires or ribbons, devices or circuit system are pre-fabricated on 
conventional wafers with industry standard semiconductor process flow. The exfoliation 
process is very simple and straight forward. Comparing the electronic device 
performance before and after exfoliation we find that the exfoliated TFTs have almost the 
same high performance as on the bulk wafer in terms of high drive current, ION/IOFF ratio, 
steep sub-threshold slope and high channel mobility. The devices are completely 

















































compatible with state-of-the-art industry level semiconductor technology and are ready 
for system integration. This technology has huge potential not only for flexible 





Chapter 6 Future work 
6.1 FUTURE WORK FOR NANOWIRE FET 
Due to the high aspect ratio of the vertical nanowire structure, gate dielectric is 
vulnerable to break down, especially at the foot of nanowire, where the profile is 
changing from horizontal to vertical. High temperature sacrificial oxidation can be 
adopted to smooth the curvature. The oxidation rate at the bottom of the pillar is low due 
to increased stress at high curvature [69-71]. As a result, smoothly controlled Si profile is 
formed after oxidation. The grown oxide can be stripped in dilute hydrofluoric acid. 
6.2 THINNED WAFER FOR 3D-IC  
Besides the application in flexible electronics, this thin film exfoliation 
technology also provides a fast, simple and economical method for thinning Si, which is 
one of the most important enablers for next generation of three-dimensional (3D) 
integration. 3D silicon integration, using Through Silicon Vias (TSVs) that vertically 
stacks multiple integrated circuits (IC) on the floor plan is able to achieve much higher 
integration density[72].  Also, the interconnect length between different components 
will be significantly shortened by this 3D integration, and consequently the signal delays 
will be reduced.  Moreover, this technology allows heterogeneous integration of various 
components onto a system-on package platform to achieve a complete functional unit in a 
tiny space.[73, 74]  
For the last ten years, researchers have recognized that silicon thinning 
technology is one of the three important enablers for 3D silicon integration, along with 
fine-pitch interconnection by TSV and wafer-to-wafer bonding. Vertical Si-on-Si 
stacking requires very thin and uniform silicon wafers, usually below 50um and down to 
the active layer. Several thinning approaches have been reported, e.g. fast mechanical 
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grinding, slow but gentle chemical-mechanical polishing and wet chemical etching[75-
78]. However, compared with silicon exfoliation which peels off only a small surface 
portion of the wafer and leaves the rest of the bulk silicon wafer reusable, these 
approaches waste most of the volume of silicon to get a thinned wafer. Although our 
approach leads to a somewhat high rms roughness of ~1-5 microns, it should be possible 
to use CMP to smoothen the surface to enable 3D integration. 
Exfoliation pre-fabricated ID from conventional wafer provides an economical 
and fast option to fabricate thinned silicon wafer. As described in the previous chapter, 
traditional thinning technology including the fast mechanical grinding and dry/wet 
etching, has a required uniformity of < 1-2 µm. The thickness uniformity from the 
exfoliated wafer films remains unknown. Further polishing processes are probably 
necessary for exfoliated wafer to cater to 3D-IC’s requirements. The roughness on the 
backside of exfoliated wafer is also an interesting topic for evaluation and improvement. 
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Appendix A: Process flow of vertical Si nanowire FET 




Ion Implantation   Phosphorus 
100keV, DOSE = 
1E13, tilt = 0
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  1hr, 1000
o
C 
Ion Implantation   Boron 




Piranha clean + HF Hood C16    
Anneal AET 1000
o
C, 10sec  1000C, 10sec 
Piranha clean + HF C16    
E-beam lithography 




500rpm 100ramp 5sec; 
2000rpm 1000ramp 
35sec 
Hotplate   180
o
C 2min 
EBL   dose=126µc/cm
2
 
Develop  ZED N50  Develop 2min 
Ti/Ni evaporation CHA#1   Ti/Ni = 200Å/200Å 
Lift off Hood E5/hotplate  Remover PG 90
o
C Overnight soak 
Acetone rinse Hood E5   Sonicate 2min 
O2 descum March Asher   3min 
Acetone rinse Hood E5   Sonicate 2min 
Salicide Anneal AET 600
o
C N2 10sec  600
o
C N2 10sec 
Deep Silicon Etch DSE coulee_shallow_etch  30 cycles 
Piranha + HF clean G12/14    
ALD Gate Dielectric Fiji ALD Yujia/thermal Al2O3  200 cycles 
ALD Gate Metal Fiji ALD Yujia/TiN_NH3  150 cycles 
PECVD SiO2 PlasmaTherm#2 YJSIO02  1min 
Pattern gate pad 
Hood J23 4000RPM 30sec HDMS 4000RPM 30sec 
Hotplate   95-115
o
C 1min 
Hood J23 4000RPM 30sec AZ5209 4000RPM 30sec 
Hotplate   90-95
o
C 1min 
Photolitho 4.5 sec  Mask = Gate metal pad 
Develop  MIF726 1min 
Oven   120
o
C 5min 
Resist etch-back   PlasmaTherm#2 YJ_O2_2 O2 plasma 2 min 
SiO2 etch Hood G12  BOE 15 sec dip 
Acetone rinse Hood E5   Sonicate 2 min 
TiN wet etch Hood G12  SC-1 12 min 
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SIO2 etch Hood G12  BOE 15sec dip 
PECVD SiO2 PlasmaTherm#2 YJSIO02  5min 
Resist spin-on Hood J23 4000RPM 30sec AZ5209 4000RPM 30sec 
Resist hard bake Oven   120
o
C 5min 
Resist etch-back  PlasmaTherm#2 YJ_O2_2 O2 plasma 130 sec 
SiO2 etch PlasmaTherm#2 YJ_NIT1 CHF3+O2 5 min 
Acetone rinse Hood E5   Sonicate 2 min 
Pattern drain pad 
Hood J23 4000RPM 30sec HDMS 4000RPM 30sec 
Hotplate   95-115
o
C 1min 
Hood J23 4000RPM 30sec AZ5214 4000RPM 30sec 
Hotplate   90-95
o
C 1min 
Photolitho 3 sec  Mask=Drain metal pad 
Hotplate 115
o
C 1min  1min 
Flood expose   1min 
Develop  MIF726 1min 
Oven 120
o
C 5min   
Ni evaporation CHA#1   1500Å 
Lift off Hood E5  Acetone Sonicate 2 min 
Pattern gate contact 
window 
Hood J23 4000RPM 30sec HDMS 4000RPM 30sec 
Hotplate   95-115
o
C 1min 
Hood J23 4000RPM 30sec AZ5209 4000RPM 30sec 
Hotplate   90-95C 1min 
Photolitho 3 sec  Mask = Gate via 
Hotplate   115
o
C 1min 
Flood expose   1min 
Develop  MIF726 1min 
Oven 120
o
C 5min   
SiO2 etch Hood G12  BOE 3min 
Acetone rinse Hood E5   Sonicate 2 min 
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Appendix B: Process flow of vertically diffused finFET 
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C 
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Acetone rinse Hood E5   Sonicate 2min 
Salicide Anneal AET 600C N2 10sec  600
o
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Deep Silicon Etch DSE coulee_shallow_etch  30 cycles 
Piranha + HF clean G12/14    
ALD Gate Dielectric Fiji ALD Yujia/thermal Al2O3  200 cycles 
ALD Gate Metal Fiji ALD Yujia/TiN_N2ONLY  200 cycles 
PECVD SiO2 PlasmaTherm#2 YJSIO02  1min 
Pattern Gate Pad 
Hood J23 4000RPM 30sec HDMS 4000RPM 30sec 
Hotplate   95-115
o
C 1min 
Hood J23 4000RPM 30sec AZ5209 4000RPM 30sec 
Hotplate   90-95
o
C 1min 
Photolitho 4.5 sec  Mask = Gate via 
Develop  MIF726 1min 
Oven 120
o
C 5min   
SiO2 etch Hood G12  BOE 15sec dip 
TiN wet etch Hood G12  Piranha 10-15sec dip 
SiO2 etch Hood G12  BOE 15sec dip 
Pattern Source Pad 
Hood J23 4000RPM 30sec HDMS 4000RPM 30sec 




Hood J23 4000RPM 30sec AZ5209 4000RPM 30sec 
Hotplate   90-95
o
C 1min 
Photolitho 3 sec  
Mask = MODFET 
Level 0 
Hotplate   115
o
C 1min 
Flood expose   1min 
Develop  MIF726 1min 
Oven 120
o
C 5min   
Al2O3 etch Hood G12/14  BOE 2min 
Ni evaporation CHA#1   1000Å 
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